



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/637,167	08/08/2003	Marc Tremblay	SUN-P9329-MEG	2957

57960 7590 03/24/2006

SUN MICROSYSTEMS INC.
C/O PARK, VAUGHAN & FLEMING LLP
2820 FIFTH STREET
DAVIS, CA 95616

EXAMINER

PATEL, KAUSHIKKUMAR M

ART UNIT	PAPER NUMBER
----------	--------------

2188

DATE MAILED: 03/24/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

DETAILED ACTION

Response to Amendment

1. This Office Action is in response to applicant's communication filed January 25, 2006 in response to PTO Office Action mailed November 28, 2005. The Applicant's remarks and amendments to the claims were considered with the results that follow.
2. In response to the last Office Action, claims 1, 14, and 29 have been amended. No claims have been canceled. No claims have been added. As a result, claims 1-29 remain pending in this application.

Response to Arguments

3. Applicant's arguments with respect to claims 1, 14 and 29 have been fully considered but they are not persuasive.
4. Applicant argues that Rajwar teaches speculatively eliding locks for critical sections of code without hardware support by using filter. Examiner respectfully traverses. Rajwar is making use of trivial **additional** hardware support (see abstract, page 294, column 1, paragraph 3). Also on page 297, column 1, lines 2-4 and lines 17-18, as well as on page 298, column 1, 16-17, Rajwar teaches use of hardware to monitor interferences from other threads, which inherently teaches use of hardware. Also applicant's argument regarding use of filter to support speculative execution. Examiner asserts that Rajwar uses filter to identify the lock-load and store-conditional instructions that considered to be the start and end of critical section (see figure 2 of present application). According to paragraph [0065] of present application publication

Art Unit: 2188

(PGPUB # US 2004/0187115 A1), compiler replaces the lock-acquiring instructions with STE instruction, which inherently teaches use of filter (compiler) to identify critical section of the program and use of compiler to convert high-level language program (software) to machine level program. According to Tanenbaum (Structured Computer Organization), programs written in a computer's true machine language can be directly executed by the computer's electronic circuits (which forms the hardware of the computer and hardware is consists of tangible objects such as integrated circuits, printed circuit boards, cables, memories etc.) (see page 8, section 1.1.3). Tanenbaum also teaches that "Hardware and software are logically equivalent" and programs (software) written in higher-level languages must be converted to machine level language by the use of compiler (see fig. 1-2).

5. Accordingly the rejection of claims 1-27 are maintained and repeated herein below.

Claim Rejections - 35 USC § 103

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claims 1-6,10-14, 15-20, 24-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Rajwar et al. (Speculative Lock Elision; ACM/IEEE International

Symposium; Dec. 2001) (Rajwar herein after) and further in view of Jim Gray (The Transaction Concept: Virtues and Limitations)

As per claims 1,15 and 29, Rajwar teaches a method of monitoring store instruction to support transactional execution of process, comprising:

encountering a store instruction during transactional execution of a block of instructions in a program (page 298, column 1, lines 1-2, taught as filter is used to determine candidate load/store pairs for speculative execution), wherein changes made during the transactional execution are not committed to the architectural state of a processor until the transactional execution successfully completes (taught as critical section is executed speculatively and the results are buffered. If atomicity is not violated the results are committed (page 297, column 1, paragraph 2). Transactions as taught by Jim Gray, either happens or it does not (page 144, column 2), thus Rajwar explicitly teaches transactional execution).

Monitored store instruction is not well known to ordinary skilled in the art, hence the definition from the specification of the present application as understood by the examiner as the instruction need to be monitored for interference during the speculative execution of the critical section. Rajwar teaches store instruction and monitors the interferences by other processor (page 299, section 5.1 lines 1-2 for initiating store instruction, and section 5.3 for monitoring of interference) thus Rajwar inherently teaches generating monitored store instruction. Rajwar also teaches store marking of the cache lines (page 298, section 4, paragraph 2-3). Rajwar fails to teach selectively monitoring the store instruction, but Rajwar states that limited resources may force a

Art Unit: 2188

miss-speculation if either there is not enough buffer space to store due to finite cache size and the number of unique cache lines modified (marked for interference detection) exceeds the write-buffer size (page 300 column 1). Jim Gray teaches transactions can be categorized as unprotected, protected and real. Jim Gray also teaches transactions of unprotected data need not be undone or redone if the transaction must be aborted (page 145 column 1).

It would have been obvious to one having ordinary skilled in the art at the time of the invention to have modified the transactional execution system of the Rajwar using the teachings of Jim Gray by generating selectively monitored store instructions to reduce the marking of the cache lines and hence increase the write-buffer size (limitations of Rajwar as explained above). As Jim Gray implicitly teaches that all transaction need not be monitored for the interference because unprotected transactions need not to be redone.

As per claims 2,5,16 and 19, it would have been obvious to one having ordinary skill in the art at the time of the invention would have generated monitored store instruction towards protected data to monitor interference from other processor as per claim 1 and 15. Also one having ordinary skill in the art would have generated unmonitored store instruction for unprotected data.

As per claims 3 and 17, protected data structure as well known to one having ordinary skill in the art means, the data that needs to be protected from other processors by means of locking or using semaphores. As such one having ordinary skill

in the art at the time of the invention would have monitored the store operations associated with protected data for interference.

Regarding claims 4 and 18: A heap is a portion of a memory reserved for a program to use for the temporary storage of data structures. So any processor can access data from heap and hence the store instruction associated with the heap must be monitored for interference.

Regarding claims 6 and 20: Op code (as defined in Microsoft Computer Dictionary on page 378) is a portion of the part of machine language instruction that specifies the type of instruction and the structure of the data on which it operates. Accordingly, one having ordinary skill in the art at the time of the invention would have used the op code to distinguish between the monitored or unmonitored instruction and corresponding data structure.

As per claims 10 and 24, Rajwar teaches that if a data conflict occurs the atomicity cannot be guaranteed and such execution is not retired architecturally (i.e. changes are not committed) (page 297, column 1, lines 4-10) and if atomicity is not maintained then processor can try to execute the algorithm again (page 297, column 1, lines 28-30).

As per claims 11 and 25, Rajwar teaches that if atomicity was not violated than commit the speculative state and exit speculative critical section (page 297, column 1, lines 19-23).

As per claims 12 and 26, Rajwar teaches that the atomicity is maintain by read-modify-write primitives (page 296, column 1, section 2.2) and interfering data access

Art Unit: 2188

under such primitives are store by another processor to the store-marked cache line or load or store by another processor to a cache line that has been store marked (page 296, section 3.2, lines 13-19).

As per claims 13 and 27, Rajwar teaches the cache line is store-marked in the cache level closest to the processor where cache lines are coherent (page 298, column 2, section 4, paragraph 2-3).

Claims 14 and 28 are rejected as same rationale applied to claims 1, 12, 15 and 26 above. As per claims 1 and 15 a store-marked cache line indicates that the instruction should be monitored for interference and the changes are committed until successful execution of the transaction and as per claims 12 and 26, one of the method to check the atomicity is to monitor the loads and stores from other process to cache marked lines and stores by same process to cache marked line. Thus, Rajwar implicitly teaches that cache-marked cache line indicate monitoring of load/store by other process as well as store by same process.

Claim Rejections - 35 USC § 103

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

9. Claims 7-9 and 21-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Rajwar et al. (Speculative Lock Elision; ACM/IEEE International Symposium; Dec.

2001) (Rajwar herein after), Jim Gray (The Transaction Concept: Virtues and Limitations) and Microsoft Computer Dictionary (Fifth edition, published in 2002) as applied to claims 1-6 and 15-20 above, and further in view of Gaskins et al. (US 6,618,311 B2) (Gaskins herein after).

As per claims 7-9 and 21-23, Rajwar, Jim Gray teaches a method of generating monitored or unmonitored store instructions as applied to claims 1-6 and 15-20 above. Rajwar and Jim Gray fail to teach determining whether the store instruction is monitored store instruction involves examining an address associated with the store instruction. Gaskins teaches method of caching using a Translation Lookaside Buffer (TLB) (see abstract). According to Gaskins TLB performs a lookup of the virtual page number and performs the comparison of base addresses (column 1, lines 64-67 and column 2, lines 1-11). Gaskins also teaches that microprocessor provides a mechanism for mapping a physical address range of a memory type and memory address ranges. The memory type specifies the cache attributes associated with the address range, such as whether the address range is cacheable or uncacheable, write-back or write-through, writeable or write-protected and these attributes controls the whether the specified address range supports out-of-order or speculative accesses (column 2, lines 38-52).

It would have been obvious to one having ordinary skill in the art at the time of the invention would have used the teachings of Gaskins in the systems of Rajwar and Jim Gray to generate monitored store instruction for certain specified address ranges.

Conclusion

10. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kaushikkumar Patel whose telephone number is 571-272-5536. The examiner can normally be reached on 8.00 am - 4.30 pm.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on 571-272-4210. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2188

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).


kmp

Kaushikkumar Patel
Examiner
Art Unit 2188


6/20/06
MANO PADMANABHAN
SUPERVISORY PATENT EXAMINER